| A Hyperconcentrator Switch for Routing Bit-Serial Messages. (2002) | |||||||||
Abstract | |||||||||
| In highly parallel message routing networks, it is sometimes desirable to concentrate relatively few messages on many wires onto fewer wires. We have designed a VLSI chip for this purpose which is capable of concentrating bit-serial messages quickly. This hyperconcerntrator switch has a highly regular layout using ratioed nMOS and takes advantage of the relatively fast performance of large fan-in NOR gates in this technology. A signal incurs exactly 21gn gate delays through the switch, where n is the number of inputs to the circuit. The architecture generalizes to domino CMOS as well. Keywords include: Message routing network, bit-serial message, concentrator switch, hyperconcentrator switch, superconcentrator switch butterfly network, merge sort, and VLSI. | |||||||||
Publication details | |||||||||
| |||||||||