Publication View

Maximizing Multiprocessor Performance with the SUIF Compiler (1998)

Abstract
This paper presents an overview of the SUIF compiler, which automatically parallelizes and optimizes sequential programs for shared-memory multiprocessors. We describe new technology in this system for locating coarse-grain parallelism and for optimizing multiprocessor memory behavior essential to obtaining good multiprocessor performance. These techniques have a significant impact on the performance of half of the NAS and SPECfp95 benchmark suites. In particular, we achieve the highest SPECfp95 ratio to date of 63.9 on an eight-processor 440MHz Digital AlphaServer. 1 Introduction Affordable shared-memory multiprocessors can potentially deliver supercomputer-like performance to the general public. Today, these machines are mainly used in a multiprogramming mode, increasing system throughput by running several independent applications in parallel. The multiple processors can also be used together to accelerate the execution of single applications. Automatic parallelization is a promis...

Publication details
Download http://citeseer.ist.psu.edu/137255.html
Source http://suif.stanford.edu/papers/hall96.ps
Publisher unknown
Contributors The Pennsylvania State University CiteSeer Archives
Repository CiteSeer (United States)
Keywords Mary W. Hall,Jennifer M. Anderson,Saman P. Amarasinghe,Brian R. Murphy,Shih-wei Liao,Edouard Bugnion,Monica S. Lam Maximizing Multiprocessor Performance with the SUIF Compiler
Language Englisch
Relation oai:CiteSeerPSU:2700, oai:CiteSeerPSU:473746, oai:CiteSeerPSU:77328, oai:CiteSeerPSU:118970, oai:CiteSeerPSU:142111, oai:CiteSeerPSU:171048, oai:CiteSeerPSU:91269

Publications citing this publication (5)
The Design of the Node for the Single Chip Message Passing (SCMP) Parallel Computer (2004)
Run-time optimization of adaptive irregular applications (2004)
Predictive Search Distributions (2006)
Using Machine Learning to Focus Iterative Optimization (2006)
Automatic Performance Model Construction for the Fast Software Exploration of New Hardware Designs (2006)